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capacitance required to give the specified delay at the specified bias current. The equation
for capacitor current was used to calculate the combined gate capacitance of M3+M4 (and
M5+M6) required to achieve the 1.25nS delay.
Ic=C(LlV/Llt), where 1c=300IlA, Llt=1.25nS and LlV=2.5V (EQ 1)
M3, M4 and M5, M6 were sized to achieve the capacitance calculated above, these
sizes gave a starting point for simulating delay versus bias current. The simulation results
will be shown after the bias circuit design section since the bias circuit was used to control
the current in the delay cells.
2.3.2 Delay Cell Bias Circuit Design
This section covers the design of the delay cell bias/charge pump loop filter
(CPLF) block shown in Figure 4. The requirements for the bias/CPLF block are two fold,
first take the lead/lag signals from the phase detector and through the charge pump
generate the loop filter voltage. Second, the bias circuit has to convert the loop filter
voltage into the bias voltages for the nand p channel current sources in the delay cell.
Power down mode and reset also had to be designed into the bias circuit. Figure 11 shows
the top level view of the bias/CPLF circuit which was called JCONTRL2 since it controls
FIGURE 11. JCONTRL2 Top Level View
10
20
BP
BN
vc 30
40
50
PD
PDB ~
§)~~~ ~
JCONTRL2
18
delay in the loop. Four of the inputs are UP, UPB, DN and DNB which are the outputs of
the phase detector indicating speed UP or slow DowN, both complementary. Two inputs
are the complementary Power Down signals and the final input is the active low reset
signal. The three outputs are the delay cell bias voltages, BP and BN, and the loop filter
voltage, VC, for sensing the capacitor voltage in DLL characterization test mode.
The architecture concept used for the bias circuit came from the design in [7] and
was shown in Figure 12. The design was translated into the 0.6 micron CMOS process
with some transistor resizing, some elements removed and some elements added. Most of
the elements added are for filtering the bias signals and for power down mode which will
be discussed later in this section.
The bias circuit in Figure 12 functions in the following way. The charge pump loop
filter is made up of loop capacitor MC, transistor switches MS 1, MS2, MS3 and MS4,
resistor RI and the bias voltages on nodes bnp and bnn shown in the lower right hand
corner of Figure 12. Charge is added to or subtracted from MC depending on whether the
phase detector pulsed up/upb or dn/dnb. The charging and discharging currents are
determined by equations 2 and 3, where VC is the voltage on loop capacitor MC, Vbnp is
the voltage at node bnp, Vbnn is the voltage at node bnn and L1t is the width of the pulse on
up/upb or dn/dnb. Assuming ~t to be constant when the DLL is locked, it is
!charge =((Vbnp-VC)/RI)L1t (EQ 2)
Idischarge =((VC-Vbnn)/RI)L1t (EQ 3)
most important to keep the charging and discharging currents equal to prevent static phase
offset. This is achieved using the circuit concept in [7] which keeps the voltage from VC
to Vbnn equal to the voltage from Vbnp to VC. A reference current is generated by VC
driving the gate of M2, this current is mirrored to M16 and M17 to generate gate voltages
proportional to VC and symmetrical around Vc.
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2.7 DLL Simulations
The following objectives were set for the simulations: 1) Check that the polarities
are correct for the phase detector. 2) Make sure the DLL locks at approximately the VC
voltages predicted in Figure 18 for all three test cases. 3) Check for static phase offsets
(particularly at the transitions from tap 15 to tap 16 and from tap 31 to tap 0). 4) Verify the
smoothing function of the bias line filters. 5) Verify that reset puts VC near the power
supply voltage and after reset the phase detector moves the delay in the proper direction.
All simulations were run over the three test cases but results will be shown only for the
nominal case unless the other cases add useful information.
2.7.1 Phase Detector Verification
It was impossible to use one simulation to verify the full DLL circuit by resetting
the DLL and letting it lock on its own, the simulation time was estimated in months. To
reduce simulation time, the VC curves in Figure 18 were used to estimate the operating
point and the actual operating points were found by running multiple short simulations
and iterating VC. During the search for the operating points the phase detector polarity
could be checked. To verify the phase detector and charge pump loop filter were
functioning properly, the VC node was sensed when the DLL was running too slow and
too fast to see if the charge pump was charging or discharging as necessary. Figure 33
show the inputs to the phase detector, DOE and D16BE, and the resulting movement on
VC when the DLL was running too slow. Increasing VC increases the currents in the delay
cell which decreases the delay. Figure 34 shows the same signals when the DLL was
running too fast. Decreasing VC decreases the currents in the delay cell which increases
the delay time. Figures 33 and 34 show that the phase detector and charge pump loop filter
were functioning as designed.
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FIGURE 33. PD Inputs and Resulting VC With DLL Running Too Slow
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2.7.2 Tap Spacing Verification
The DLL was considered locked for simulation purposes when the error between
the phase detector input signals, DOE and D16BE, was less than 20 picoseconds. At this
point the tap outputs were plotted to measure delay and look for any skew at the inversion
transitions from tap 31 to tap 0 and from tap 15 to tap 16. Figure 35 shows tap outputs 30,
31, 0 and 1. A 300 picosecond error was observed in the tap spacing from tap 31 to tap O.
FIGURE 35. Tap Outputs 30, 31, 0 and 1
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The error was traced back to phase detector input D16BE which was not in the
proper location due to improper loading of delay cell SLM17. Figure 36 shows the
problem, the delay cell outputs of SLM17 (VS 17P and VS 17N) switch too fast due to
improper loading causing the outputs of SLM16 (VSI6P and VSI6N) to be distorted and
not line up with the outputs of SLO (VSOP and VSON). The problem was corrected by
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putting the proper loading on SLM17 in the form of DLOAD 1, the resulting delay cell
waveforms were plotted in Figure 37.
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The shape of signals S16P and S16N were the same as the signals SOP and SON
after DLOAD1 was added. The difference between the crossing points of SOPIN and
S 16PIN represented the phase error of the two signals. The operating point had to be re-
simulated after DLOAD1 was added and tap outputs 30, 31, 0 and 1 were plotted in Figure
38. The 300 picosecond error in the transition from tap 31 to tap 0 was corrected.
The other critical transition was from tap 15 to tap 16 where the other inversion in
the loop took place. Taps 14, 15, 16 and 17 from the simulations with DLOAD1 were
plotted in Figure 39 to show the delay steps.
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FIGURE 37. Delay Cell ~LM16 Outp~ts After DLOADI Was Added
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FIGURE 39. Tap Outpu~ 14,15, 16 a~d 17 Afte.r DLOADI Was Added
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All 32 tap outputs were plotted in Figure 40. The top plot has all the non-inverted
taps, CO-C15, and the bottom plot has all the inverted taps, C16-C31. The taps were split
between inverted and non-inverted to make the plots more intelligible.
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2.7.3 Bias Circuit Verification
The bias circuit functionality was verified by plotting the operating point for the
three test cases with the DLL locked. Figure 41 shows the nominal simulation results for
the loop filter capacitor voltage VC, the bias voltages before the filters BPA and BNA, and
the bias voltages after the filters BP and BN. VC was approximately 1.88 volts which was
in the ranged predicted by the curves in Figure 18. The noise on the bias signals, BP and
BN, was shown in Figure 18 and along with the filtering effect on BPA and BNA. The
noise spikes on BP and BN were due to multiple delay cells switching at the same time.
SLM02 switches at the same time as SLI4, SLMOI switches at the same time as SLI5,
SLM16 switches at the same time as SLO and SLM17 switches at the same time as SLI.
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FIGURE 41. Nominal Bias Circuit Voltages
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The WCS bias voltages were plotted in Figure 42 and the WCF bias voltages were
plotted in Figure 43. VC was approximately 2.25 volts for WCS which was in the range
predicted by the curves in Figure 18. VC was approximately 1.58 volts for WCF which
was also in the range predicted by the curves in Figure 18.
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FIGURE 42. WCS Bias Circuit Voltages
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FIGURE 43. WCF Bias Circuit Voltages
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2.7.4 Reset Functionality Verification
Reset functionality was simulated by asserting RESETB signal low for 20 micro-
seconds and verifying node VC reached within 5% of its final value. The worst test case
for reset was WCS due to the lower gm and longer possible charging time of node Vc.
RESETB and VC were plotted in Figure 44 for WCS and VC easily reached within 5% of
its final value in 20 micro-seconds.
FIGURE 44. Reset Simulation For WCS
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3.0 Experimental Results
The DLL was fabricated with the rest of the circuits comprising the 100Base-T4,
Fast Ethernet Transceiver chip. The functionality of the DLL was tested implicitly during
the system tests of the overall timing recovery circuits and individually with specific DLL
characterization tests conducted in the laboratory. Networking tests on the entire timing
recovery circuit showed the device to receive packets without errors. This data implies the
DLL must be functioning properly since the timing recovery circuits rely on the 32
equally spaced clock phases generated by the DLL.
Characterization of the DLL was made possible by having access to tap 0 as a
device output pin and by having access to the loop filter capacitor voltage, VC, through a
test mode. All taps were observable through manual probing with decapped packages but
this was a difficult process reserved for debugging problems only.
The first part of the characterization involved observing the output from tap 0 with
a digital oscilloscope. The Tektronix TDS784 digital oscilloscope was chosen for its
ability to analyze waveforms and to store waveforms to a disk for transfer into this thesis.
Figure 45 shows the reference clock generated by a crystal oscillator at the top of the
screen and tap 0 from the DLL at the bottom of the screen. The oscilloscope was set to
trigger off the reference clock and measure the frequencies of the reference clock and
tapO. It was important to observe that tap 0 was frequency locked to the reference clock as
expected. The oscilloscope measured both clocks frequencies at 25Mhz.
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FIGURE 45. Ref Clock and Tap 0 Output Wavefroms From The Oscilloscope
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Tap 0 was further examined by isolating it on the oscilloscope screen by itself. The
time scale and amplitude scale were reduced to magnify the waveform as shown in Figure
46. The oscilloscope was set to measure the period and pulsewidth to evaluate duty cycle.
The period was measured to be 39.99ns and the pulsewidth was measured to be 19.80ns,
resulting in a 49.5% duty cycle. The 19.80ns pulsewidth would result in a 19ps error in the
delay step from tap 15 to tap 16 where the inversion takes place. This was a less than 2%
error resulting in a delay step of 1.27ns instead of 1.25ns.
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FIGURE 46. Tap 0 Output Wavefrom From The Oscilloscope
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The jitter on tap 0 was measured by setting the oscilloscope to infinite persistence
and collecting data over a 5 minute period. Delayed trigger was used to observe the
second rising edge after the trigger to measure the period jitter. The resulting waveform
was shown in Figure 47. The peak to peak jitter was less than 120ps.
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FIGURE 47. Jitter On Tap 0
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The final characterization test was to generate the VC versus delay curves to
compare with the simulation results plotted in Figure 18. The experimental curves were
generated by varying the reference clock and measuring the loop filter capacitor voltage
Vc. The HP 8116A PulselFunction Generator was used as the source for the reference
clock, The Stanford Research Systems SR620 Universal Time Interval Counter was used
to measure the frequency of tap 0, the Temptronic Thermostream was used to control the
temperature of the device under test (DUT) and the Tektronix TDS784 was used to
measure the voltage at vc. Three devices were chosen for this experiment, one from each
of the test cases, slow, nominal and fast. The WCS curve was generated with the power
supply voltage set to 4.5 volts and the ambient temperature set to 70°C. The nominal case
was tested with the power supply set to 5.0 volts and the ambient temperature left at the
room temperature of 23°C. The WCF curve was generated with the power supply set to
5.5 volts and the ambient temperature left at the room temperature of 23°C. The
Thermostream was heat only and there was no way to set the temperature to O°C. The
reference clock frequency was set to 20Mhz, 25Mhz, 30Mhz and to the minimum and
maximum frequency the DUT could operate at. The resulting waveforms were plotted in
Figure 47. The end points of the curves were the absolute minimum and maximum
frequencies that were attainable for each case.
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FIGURE 48. Measured Delay Versus VC
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The nominal experimental curve correlated with the nominal simulation curve in
Figure 18. The 25Mhz operating point was measured to be 1.888 volts, which was what
the model predicted.
The slow experimental curve was shifted to a lower VC voltage than the slow
simulation curve. The 25Mhz operating point was measured to be 2.016 volts, which the
model predicted as 2.25 volts. This could have been due to the temperature during testing
or maybe the processing was not as slow as the model predicts. The temperature was
raised to 90°C ambient for the slow device and the VC voltage was measure at 2.228 volts
which correlated with the simulated operating point.
The fast experimental curve was shifted to a higher VC voltage than the fast
simulation curve. The 25Mhz operating point was measured to be 1.80 volts, which the
model predicted 1.58 volts. The difference between the experimental data and the
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simulations was at least partially due to the difference in temperature, the model was
simulated at a junction temperature of DOC
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4.0 Conclusions
This thesis has described the design, simulation, fabrication and testing of a
25Mhz Delay-Locked Loop (DLL) designed in a 0.6 micron CMOS process. The DLL
was integrated into the timing recovery circuits used in a 100Base-T4, Fast Ethernet
Transceiver chip. The problem of fast capture time for burst mode data is solved by using
a Digital Phase-Locked Loop (DPLL), the DLL was the method chosen in this design for
generating the clock phases used by DPLL. The DLL provides multiple clock phases of
the reference clock running at approximately the frequency of the incoming data, the
DPLL can then pick the clock phase that most closely represents the phase of the
incoming data. For this application 32 equally space 25Mhz clock phases were required to
achieve the 1.25ns resolution. Work done in other technologies for IOMega-bit Ethernet
Transceiver chips was leveraged in this design.
The DLL circuit described in this thesis had the three traditional components of a
PLL except the Voltage-Controlled Oscillator (VeO) was replaced by a delay line. A
differential delay cell was chosen for the delay line to minimize the number of cells
required. For 32 clock phases, 64 single-ended delay cells would have been required
where only 16 differential delay cells were needed in this design, thus a significant power
and area savings was achieved. The delay through each delay cell was controlled through
bias currents charging the capacitive load presented by the following delay cell. Two wave
shaping delay cells were needed at the beginning of the delay chain to smooth the digital
waveforms out of the divide by 2 circuit. Two post delay chain delay cells were also
needed, one to generate the input into the phase detector and one to load it. Simulations
found a static phase offset due to the lack of loading on the last delay cell. The output
transitions were faster on the last delay cell causing the delay cell generating the phase
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detector input to be distorted. This problem was solved by putting a dummy load on the
last delay cell.
Another advantage of the DLL was the phase loop was inherently stable since the
delay line did not add a pole in the transfer function like a traditional VCO would. The
only pole in the transfer function was due to the charge pumplloop filter.
Simulations verified the design worked over the specific operating range. Three
simulation cases were run, nominal (NOM), worst case slow (WCS) and worst case fast
WCF). Simulations verified the DLL locked and that there were no static phase errors at
the critical inversion points in the delay line.
The DLL was fabricated with the rest of the circuits that comprised the lOOBase-
T4. Testing was approached two ways, the first involved networking tests which verified
the device functioned by receiving data error free. The DLL was implicitly tested with the
rest of the timing recovery circuits during the receive data tests. The second approach
involved characterizing the DLL individually by using the test mode which made the loop
filter voltage observable from a test pin and tap 0 which was also observable from a device
pin. Tap 0 was characterized for pulsewidth, duty cycle and jitter all of which meet
expectations. The delay versus loop filter voltage was characterized by varying the
reference clock frequency and measuring the loop filter voltage. Experimental curves were
generated of delay versus loop filter voltage which correlated with the simulated curves.
This thesis provided the author the opportunity to learn integrated circuit design,
simulation and layout. It was decided not to go into the details of laying out and
fabricating the DLL as that was not in the scope of this thesis.
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